Listing of Claims

This listing of claims replaces all prior versions, and listings, of claims in the application:

- 1. (Currently Amended) A system comprising:
- a logic design module operable to be used by one or more users to generate a logic design as part of an electrical circuit, wherein the logic design includes labels; and

a central database integrated with the logic design module and including a collection of modifiable values of signal parameters that are accessible for use by the users of by the logic design module, wherein the values of signal parameters are associated with the labels in the logic design;

wherein the logic design module is operable to automatically update the logic design when to reflect modification of the values of the signal parameters in the central database are modified, wherein the automatically updating comprises by modifying the logic design to be compatible with the modified values of the signal parameter parameters.

2. (Canceled).

- 3. (Currently Amended) The system of claim 1 wherein the logic design module is structured and arranged to indicate design discrepancies automatically in the logic design resulting from the modifications to the <u>values of the</u> signal parameters in the central database.
- 4. (Original) The system of claim 3 wherein the indicated design discrepancies include a bit width error.
- 5. (Currently Amended) The system of claim 1 wherein the signal parameters includes characterize a signal bit width and a value for the signal bit width.
- 6. (Currently Amended) The system of claim 1 wherein the signal parameters includes characterize a signal bit position and a value for the signal bit position.
 - 7. (Currently Amended) A method comprising:

defining receiving an assignment of a value to a signal
parameter with a value;

maintaining the <u>value of the</u> <u>defined</u> signal parameter in a central database <u>in association with an identifier of the signal</u> parameter;

using the <u>identifier of the defined</u> signal parameter that

is maintained in the central database to identify a first

position in computer code for a logic design forming part of an electrical circuit;

modifying the computer code at the second position to reflect the value;

using the identifier of the signal parameter maintained in the central database to identify a second position in the computer code for the logic design;

modifying the computer code at the first position to reflect the value;

receiving an updating the updated value of the defined signal parameter in the central database; and

automatically updating both the first position and the second position in the computer code for the logic design with to reflect the updated value of the defined signal parameter when the value of the defined signal parameter is updated in the central database, wherein the automatically updating comprises modifying the logic design to be compatible with the updated signal parameter.

- 8. (Canceled).
- 9. (Previously Presented) The method of claim 7 further comprising automatically indicating design discrepancies occurring in the logic design that result from updating the value of the defined signal parameter.

- 10. (Original) The method of claim 9 wherein automatically indicating design discrepancies occurring in the logic design includes graphically indicating a bit width error.
- 11. (Original) The method of claim 7 wherein the signal parameter includes characterizes a signal bit width and the value includes a value for the signal bit width.
- 12. (Original) The method of claim 7 wherein the signal parameter includes characterizes a signal bit position and the value includes a value for the signal bit position.
- 13. (Original) The method of claim 7 wherein the signal parameter includes characterizes a bit field and the value includes a value for the bit field.
 - 14. (Canceled)
 - 15. (Currently Amended) An apparatus comprising:
- a central database accessible by one or more users, the central database including a collection of [[;]]

<u>identifiers of</u> one or more <u>bit width</u> signal parameters defined in the central database; and

<u>a value</u> <u>values</u> <u>for</u> <u>associated with each of the</u> <u>identifiers of</u> the <u>bit width</u> signal parameters;

modification logic to allow a user to modify the values associated with the identifiers;

an interface between to convey the identifiers and the associated values from the central database and to a logic design module that uses the identifiers to identify where a logic design is to be changed and the signal parameters values in a to change a bit width in the logic design forming to form part of an electrical circuit[[;]]

wherein the value for the defined signal parameters in the central database is operable to be modified; and

wherein the logic design is automatically updated with the modified value of the defined signal parameters when the value for the defined signal parameters in the central database is modified, wherein the automatically updating comprises modifying the logic design to be compatible with the modified signal parameter.

Claims 16.-17. (Canceled)

18. (Currently Amended) A machine-accessible medium containing instructions which cause a machine to perform operations comprising:

defining receiving a value of a signal parameter with a value that characterizes multiple bits of a multiple bit signal;

maintaining the defined value of the signal parameter in a central database;

using the defined value of the signal parameter that is maintained in the central database in computer code for a logic design forming part of an electrical circuit that includes the multiple bit signal;

updating receiving an update to the value of the defined signal parameter in the central database; and

automatically updating the logic design with the updated value of the defined signal parameter when the value of the defined signal parameter is updated in the central database, wherein the automatically updating comprises by modifying the logic design to be compatible with the updated signal parameter.

- 19. (Canceled).
- 20. (Previously Presented) The machine-accessible medium of claim 18 further including instructions which cause a machine to perform operations comprising automatically indicating design discrepancies occurring in the logic design that result from updating the value of the defined signal parameter.
- 21. (Original) The machine-accessible medium of claim 20 wherein automatically indicating design discrepancies occurring in the logic design includes graphically indicating a bit width error.

- 22. (Currently Amended) The machine-accessible medium of claim 18 wherein the signal parameter <u>includes</u> <u>characterizes</u> a signal bit width and the value includes a value for the signal bit width.
- 23. (Currently Amended) The machine-accessible medium of claim 18 wherein the signal parameter includes characterizes a signal bit position and the value includes a value for the signal bit position.

24. (Canceled)

- 25. (Previously Presented) The machine-accessible medium of claim 18 further including instructions which cause a machine to perform operations comprising permitting one or more users to access the central database.
- 26. (New) The method of claim 1, wherein the signal parameters define characteristics that characterize multiple bits of a multiple bit signal.
- 27. (New) The method of claim 1, wherein the signal parameter defines a characteristic that characterizes multiple bits of a multiple bit signal.